$\begin{array}{l} \textit{MEMORY} \\ \textbf{Unbuffered} \\ \textbf{4 M} \times \textbf{64 BIT} \\ \textbf{HYPER PAGE MODE DRAM DIMM} \end{array}$

MB8504E064AB-60/-70

Unbuffered, 4 M \times 64 Bit Hyper Page Mode DIMM, 3.3 V, 1-bank, 2 KR

DESCRIPTION


The Fujitsu MB8504E064AB is a fully decoded, CMOS Dynamic Random Access Memory (DRAM) module consisting of sixteen MB81V17405A devices. The MB8504E064AB is optimized for those applications requiring small size package, low power consumption, enhanced performance. The operation and electrical characteristics of the MB8504E064AB are the same as the MB81V17405A which features hyper page mode (EDO) operation. For ease of memory expansion, the MB8504E064AB is offered in an 168-pin Dual In-line Memory Module package (DIMM).

■ PRODUCT LINE & FEATURES

Paran	actor	MB8504	E064AB
Falan		-60	-70
RAS Access Time		60 ns max.	70 ns max.
Random Cycle Time		104 ns min.	124 ns min.
Address Access Time		30 ns max.	35 ns max.
CAS Access Time		15 ns max.	17 ns max.
Hyper Page Mode C	ycle Time	25 ns min.	30 ns min.
Power Dissipation	Operating Mode	6336 mW	5472 mW
Power Dissipation	Standby Mode	115.2 mW	115.2 mW

- Conformed to 168-pin Unbuffered DIMM JEDEC standard
- Organization : 4,194,304 words \times 64 bits
- Module Size : 1.0" (height) \times 2.66" (length) \times 0.35" (thickness)
- Memory : MB81V17405A (4 M × 4, 2 K ref., 3.3 V) 16 pcs
- 3.3 V \pm 0.3 V Supply Voltage
- 2,048 Refresh Cycles / 32.8 ms
- Hyper Page Operation (EDO)
- Serial Presence Detect
- JEDEC standard Serial PD Format
- RAS-Only Refresh / CAS-before-RAS Refresh

■ PACKAGE



Package and Ordering Information

- 168-pin DIMM, order as MB8504E064AB-xxDG (DG = Gold Pad)

■ PIN ASSIGNMENTS


Pin No.	MB8504E064AB						
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ ₀	44	OE ₂	86	DQ32	128	N.C.
3	DQ1	45	RAS ₂	87	DQ33	129	N.C.
4	DQ ₂	46	CAS ₂	88	DQ ₃₄	130	CAS ₆
5	DQ3	47	CAS₃	89	DQ35	131	CAS ₇
6	Vcc	48	WE ₂	90	Vcc	132	N.C.
7	DQ4	49	Vcc	91	DQ ₃₆	133	Vcc
8	DQ₅	50	N.C.	92	DQ37	134	N.C.
9	DQ ₆	51	N.C.	93	DQ38	135	N.C.
10	DQ7	52	N.C.	94	DQ39	136	N.C.
11	DQ8	53	N.C.	95	DQ40	137	N.C.
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ ₉	55	DQ ₁₆	97	DQ41	139	DQ ₄₈
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ ₄₃	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ ₅₁
17	DQ13	59	Vcc	101	DQ45	143	Vcc
18	Vcc	60	DQ20	102	Vcc	144	DQ ₅₂
19	DQ ₁₄	61	N.C.	103	DQ ₄₆	145	N.C.
20	DQ15	62	N.C.	104	DQ47	146	N.C.
21	N.C.	63	N.C.	105	N.C.	147	N.C.
22	N.C.	64	Vss	106	N.C.	148	Vss
23	Vss	65	DQ21	107	Vss	149	DQ53
24	N.C.	66	DQ22	108	N.C.	150	DQ ₅₄
25	N.C.	67	DQ23	109	N.C.	151	DQ55
26	Vcc	68	Vss	110	Vcc	152	Vss
27	WEo	69	DQ ₂₄	111	N.C.	153	DQ ₅₆
28	CAS ₀	70	DQ25	112	CAS ₄	154	DQ57
29	CAS ₁	71	DQ ₂₆	113	CAS₅	155	DQ ₅₈
30	RAS ₀	72	DQ27	114	N.C.	156	DQ59
31	<u>OE</u> 0	73	Vcc	115	N.C.	157	Vcc
32	Vss	74	DQ ₂₈	116	Vss	158	DQ60
33	Ao	75	DQ ₂₉	117	A1	159	DQ ₆₁
34	A2	76	DQ30	118	Аз	160	DQ ₆₂
35	A4	77	DQ31	119	A ₅	161	DQ ₆₃
36	A ₆	78	Vss	120	A7	162	Vss
37	A8	79	N.C.	121	A۹	163	N.C.
38	A10	80	N.C.	122	N.C.	164	N.C.
39	N.C.	81	N.C.	123	N.C.	165	SA ₀
40	Vcc	82	SDA	124	Vcc	166	SA1
41	Vcc	83	SCL	125	N.C.	167	SA ₂
42	N.C.	84	Vcc	126	N.C.	168	Vcc

■ PIN DESCRIPTIONS

Symbol	Function	Input/Output	Pin Count
A ₀ to A ₁₀	Address Input	Input	11
RAS0 and RAS2	Row Address Strobe	Input	2
CAS ₀ to CAS ₇	Column Address Strobe	Input	8
\overline{WE}_0 and \overline{WE}_2	Write Enable	Input	2
\overline{OE}_0 and \overline{OE}_2	Output Enable	Input	2
DQ ₀ to DQ ₆₃	Data-input/Data-output	Input/Output	64
SCL	Serial PD Clock	lutput	1
SDA	Serial PD I/O	Input/Output	1
SA ₀ to SA ₂	Serial PD Address Input	Input	3
Vcc	Power Supply	—	17
Vss	Ground	—	18
N.C.	N.C. No Connection		39

To Top / Lineup / Index

MB8504E064AB-60/-70



■ SERIAL PRESENCE DETECT (SPD) TABLE

Byte	Function Describ	bed	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	Number of Bytes Used by Module Manufacturer	14 Bytes	0	0	0	0	1	1	1	0
1	Total SPD Memory Size	256 Bytes	0	0	0	0	1	0	0	0
2	Memory Type	EDO	0	0	0	0	0	0	1	0
3	Number of Row Addresses	11 Addresses	0	0	0	0	1	0	1	1
4	Number of Column Addresses	11 Addresses	0	0	0	0	1	0	1	1
5	Number of Banks	1 Bank	0	0	0	0	0	0	0	1
6	Module Data Width (1)	64 Bits	0	1	0	0	0	0	0	0
7	Module Data Width (2)	+0 Bits	0	0	0	0	0	0	0	0
8	Module Interface Levels	LVTTL	0	0	0	0	0	0	0	1
0	$\mathbf{D}\mathbf{A}\mathbf{C}$ Assess Time (t.)	60 ns	0	0	1	1	1	1	0	0
9	RAS Access Time (trac)	70 ns	0	1	0	0	0	1	1	0
10	CAS Access Time (tcac)	15 ns	0	0	0	0	1	1	1	1
10	CAS Access Time (ICAC)	17 ns	0	0	0	1	0	0	0	1
11	Module Configuration Type (Parity or ECC or None)	None	0	0	0	0	0	0	0	0
12	Refresh Rate / Type	Normal	0	0	0	0	0	0	0	0
13	Primary DRAM Width	×4	0	0	0	0	0	1	0	0
14	Error Checking DRAM Data Width	None	0	0	0	0	0	0	0	0
15 to 31	Reserved for Future Offerings	—	_	—	—					—
32 to 63	Superset Information		_	—	—	—	—	—	—	—
64 to 127	Manufacturer's Information	—	—	—	—	—	—	—	—	—
128 to 255	Unused Storage Locations	_	_	—	—	—	—	—	—	—

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to +4.6	V
Input Voltage	Vin	-0.5 to +4.6	V
Output Voltage	Vout	-0.5 to +4.6	V
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Power Dissipation	Po	16	W
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	3.0	3.0	3.6	V
Ground	Vss	—	0	—	V
Input High Voltage, All Inputs	Vін	2.0	—	Vcc + 0.3 V	V
Input Low Voltage, All Inputs*	VIL	-0.3	—	0.8	V
Ambient Temperature	TA	0		70	°C

Note: * Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, \text{Vcc} = +3.3 \text{ V})$

Parame	Parameter			Max.	Unit
	A ₀ to A ₁₀	CIN1		124	pF
	RAS ₀ and RAS ₂	CIN2		60	pF
	CASo to CAS7	Сімз		22	pF
Input Capacitance	\overline{WE}_0 and \overline{WE}_2	CIN4		61	pF
	\overline{OE}_0 and \overline{OE}_2	CIN5		58	pF
	SCL	CIN6	_	6	pF
	SA ₀ to SA ₂	CIN7		7	pF
	DQ ₀ to DQ ₆₃	CDQ	_	13	pF
I/O Capacitance	SDA	Csda	_	7	pF

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Doromotor Na	Notes		Symbol	Condition	Va	Unit	
Parameter No	nes		Symbol	Condition	Min.	Max.	Unit
Output High Voltage	*1		Vон	Iон = -2 mA	2.4		V
Output Low Voltage	*1		Vol	IoL = 2 mA	—	0.4	V
		RAS, WE, OE		$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}},$	-37	37	μA
Input Leakage Current		CAS	lı(L)	$\begin{array}{l} 3.0 \ \text{V} \leq \text{V}_{\text{CC}} \leq 3.6 \ \text{V}, \\ \text{V}_{\text{SS}} = 0 \ \text{V}, \ \text{all other pins} \end{array}$	-17	17	μΛ
		Others		not under test = 0 V	-80	80	μA
Output Leakage Current			IO(L)	$\begin{array}{l} 0 \ V \leq V_{\text{OUT}} \leq V_{\text{CC}}, \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V \\ \text{Data out disabled} \end{array}$	-10	10	μA
Operating Current (Average Power	*2	MB8504E064AB-60		RAS & CAS cycling,	_	1760	– mA
Supply Current)	2	MB8504E064AB-70		t _{RC} = min	_	1520	
Standby Current (Power Supply	*2	TTL Level	Icc2	$\overline{RAS} = \overline{CAS} = V_{IH}$	_	32	– mA
Current)	2	CMOS Level	1002	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 V$	_	16	
Refresh Current #1 (Average Power	*2	MB8504E064AB-60	Іссз	CAS = V⊮, RAS = cycling,	_	1760	mA
Supply Current)	2	MB8504E064AB-70	1003	$t_{RC} = min$	_	1520	
Hyper Page Mode	*2	MB8504E064AB-60	Icc4	RAS = V⊩, CAS = cycling,	—	1440	mA
Current	2	MB8504E064AB-70	1004	thec = min	_	1280	
Refresh Current #2 (Average Power	*2 MB8504E064AB-60		Icc5	RAS cycling, CAS-before-RAS,	_	1760	mΔ
Supply Current)	2	MB8504E064AB-70	1005	$t_{RC} = min$	_	1520	– mA

Notes: *1. Referenced to Vss.

*2. Icc depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3$ V.

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

	ecommended operating condition				E064AB-60		064AB-70	11 14
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		t REF	_	32.8		32.8	ms
2	Random Read/Write Cycle Time		t RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		t RWC	138	_	162	_	ns
4	Access Time from RAS	*4,7	t RAC		60	_	70	ns
5	Access Time from CAS	*5,7	t CAC		15	_	17	ns
6	Column Address Access Time	*6,7	t AA		30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay Time		tоN	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*8	toff	_	15		17	ns
11	Output Buffer Turn Off Delay Time from RAS	*8	tofr		15		17	ns
12	Output Buffer Turn Off Delay Time from WE	*8	twez	_	15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40	_	50	_	ns
15	RAS Pulse Width		t ras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	15	_	17	_	ns
17	CAS to RAS Precharge Time		t CRP	5	_	5	_	ns
18	RAS to CAS Delay Time	*9,10	t RCD	14	45	14	53	ns
19	CAS Pulse Width		t CAS	10	_	13	_	ns
20	CAS Hold Time		tсsн	40	_	50	_	ns
21	CAS Precharge Time (Normal)	*17	t CPN	10	_	10	_	ns
22	Row Address Setup Time		t asr	0	_	0	_	ns
23	Row Address Hold Time		t rah	10	_	10	_	ns
24	Column Address Setup Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		tсан	10	_	10	_	ns
26	Column Address Hold Time from RAS		tar	24		24	_	ns
27	RAS to Column Address Delay Time	*11	t RAD	12	30	12	35	ns
28	Column Address to RAS Lead Time		t RAL	30	_	35	_	ns
29	Column Address to CAS Lead Time		t CAL	23		28		ns
30	Read Command Setup Time		trcs	0	_	0	_	ns
31	Read Command Hold Time Referenced to RAS	*12	t rrh	0	_	0	_	ns

(Continued)

(Continued)

Na	Devementer	Natao	C. maked	MB8504E	E064AB-60	MB8504E	064AB-70	11
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
32	Read Command Hold Time Referenced to CAS	*12	t RCH	0	_	0	_	ns
33	Write Command Setup Time	*13,18	twcs	0		0		ns
34	Write Command Hold Time		twcн	10	_	10		ns
35	Write Command Hold Time from RAS		twcr	24		24		ns
36	WE Pulse Width		twp	10	_	10		ns
37	Write Command to RAS Lead Time		t RWL	15		17		ns
38	Write Command to CAS Lead Time		tcw∟	10	_	13		ns
39	DIN Setup Time		tos	0	_	0		ns
40	DIN Hold Time		tон	10	_	10		ns
41	Data Hold Time from RAS		t DHR	24	_	24		ns
42	RAS to WE Delay Time	*18	trwd	77	_	89		ns
43	CAS to WE Delay Time	*18	tcwd	32	_	36		ns
44	Column Address to \overline{WE} Delay Time	*18	tawd	47	_	54		ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5		5	_	ns
46	CAS Setup Time (C-B-R Refresh)		tcsr	0	_	0		ns
47	CAS Hold Time (C-B-R Refresh)		t CHR	10		12		ns
48	Access Time from OE	*7	t OEA		15		17	ns
49	Output Buffer Turn Off Delay from \overline{OE}	*8	toez		15		17	ns
50	OE to RAS Lead Time for Valid Data		t oel	10	_	10		ns
51	OE to CAS Lead Time		t coL	5	_	5		ns
52	OE Hold Time Referenced to WE	*14	tоен	5	_	5		ns
53	OE to Data in Delay Time		toed	15	_	17		ns
54	RAS to Data in Delay Time		t RDD	15	_	17		ns
55	CAS to Data in Delay Time		tcdd	15	_	17		ns
56	DIN to CAS Delay Time	*15	t ozc	0	_	0		ns
57	DIN to OE Delay Time	*15	t dzo	0	_	0		ns
58	OE Precharge Time		toep	8	_	8		ns
59	OE Hold Time Referenced to CAS		tоесн	10	_	10		ns
60	WE Precharge Time		twpz	8		8		ns
61	WE to Data in Delay Time		twed	15		17		ns
62	Hyper Page Mode RAS Pulse Width		t rasp		100000		100000	ns

(Continued)

(Continued)

No	Doromotor Not	Notes	Symbol	MB8504E	064AB-60	MB8504E	064AB-70	Unit
No.	Parameter Note		Symbol	Min.	Max.	Min.	Max.	
63	Hyper Page Mode Read/Write Cycle Time		t HPC	25	—	30	—	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time		t HPRWC	69	—	79	—	ns
65	Access Time from CAS Precharge *7	',16	t CPA		35	_	40	ns
66	Hyper Page Mode CAS Precharge Time		t CP	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		t RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	*18	tcpwd	52	_	59	_	ns

- Notes: *1. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles or eight CAS-before-RAS refresh cycles (WE = V_{IH}) before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight CAS-before-RAS initialization cycles are required instead of eight RAS cycles.
 - *2. AC characteristics assume $t_T = 2$ ns.
 - *3. V_H (min) and V_L (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_H (min) and V_L (max).
 - *4. Assumes that trcd ≤ trcd (max), trad ≤ trad (max). If trcd and/or trad is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd and/or trad exceeds the value shown.
 - *5. If trcd \geq trcd (max), trad \geq trad (max), and tasc \geq trad tcac tt, access time is tcac.
 - *6. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
 - *7. Measured with a load equivalent to two TTL loads and 100 pF.
 - *8. tOFF, tOEZ, tOFR and tWEZ are specified that output buffer change to high-impedance state.
 - *9. Operation within the tred (max) limit ensures that trac (max) can be met. tred (max) is specified as a reference point only; if tred is greater than the specified tred (max) limit, access time is controlled exclusively by trac or trad.
 - *10. trcd (min) = trah (min) + 2tT + tasc (min).
 - *11. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
 - *12. Either tRRH or tRCH must be satisfied for a read cycle.
 - *13. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
 - *14. Assumes that twcs < twcs (min).
 - *15. Either tozc or tozo must be satisfied.
 - *16. tcpa is access time from the selection of a new column address (caused by changing CAS from "L" to "H"). Therefore, if tcp becomes long, tcpa also becomes longer than tcpa (max).
 - *17. Assumes CAS-before-RAS refresh cycle.
 - *18. twcs, tcwb, tRwb, tawb, and tcPwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dou⊤ pin will maintain high-impedance state thoughout the entire cycle. If tcwb ≥ tcwb (min), tRwb ≥ tRwb (min), tawb ≥ tawb (min), and tcPwb ≥ tcPwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dou⊤ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dou⊤ pin, and write operation can be executed by satisfying tRwL, tcwL, tRAL and tcAL specifications.

*Source: See MB81V17405A Data Sheet for details on the electricals.

■ SERIAL PRESENCE DETECT (SPD) FUNCTION

1. PIN DESCRIPTIONS

SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD.

SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

SA₀, SA₁, SA₂ (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other.

2. SPD OPERATIONS

CLOCK and DATA CONVENTION


Data states on the SDA can change only during SCL=Low. SDA state changes during SCL=High are indicated start and stop conditions. Refer to Fig.2 below.

START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL=High. SPD will not respond to any command until this condition has been met.

STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL=High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.


SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig.3 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices –namely up to eight modules– on the bus. The eight addresses for eight SPD devices are defined by the state of the SA₀, SA₁ and SA₂ inputs.

The last bit of the slave address defines the operation to be performed. When R/W bit is "1", a read operation is selected, when R/W bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA₀, SA₁, and SA₂ inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the SPD will execute a read or write operation.



3. READ OPERATIONS


CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/W bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.4 for the sequence of address, acknowledge and data transfer.



RANDOM READ


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/W bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/W bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.5 for the sequence of address, acknowledge and data transfer.



SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.6 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.




4. DC CHARACTERISTICS

Parameter	Note	Test Condition	Symbol	Min.	Max.	Unit
Input Leakage Current		$0 \text{ V} \leq \text{Vin} \leq \text{Vcc}$	SILI	-10	10	μA
Output Leakage Current		$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}$	SILO	-10	10	μA
Output Low Voltage	*1	lo∟ = 3.0 mA	SVOL	—	0.4	V


Note: *1 Referenced to Vss.

5. AC CHARACTERISTICS

No.	Parameter	Symbol	Min.	Max.	Unit
1	SCL Clock Frequency	fsc∟	0	100	kHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Τι	—	100	ns
3	SCL Low to SDA Data Out Valid	taa	0.3	3.5	μs
4	Time the Bus Must Be Free before a New Transmission Can Start	tBUF	4.7	_	μs
5	Start Condition Hold Time	t hd:sta	4.0		μs
6	Clock Low Period	tLow	4.7		μs
7	Clock High Period	tніgн	4.0		μs
8	Start Condition Setup Time	t su:sta	4.7		μs
9	Data In Hold Time	t hd:dat	0		μs
10	Data In Setup Time	tsu:dat	250		ns
11	SDA and SCL Rise Time	tR	_	1	μs
12	SDA and SCL Fall Time	t⊧	—	300	ns
13	Stop Condition Setup Time	t su:sто	4.7		μs
14	Data Out Hold Time	tон	100		ns
15	Write Cycle Time	twr	_	15	ms







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9709 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.